The Resolver IP consists of two separate modules.
In power board FPGA IP, the resolver exciter shall be implemented using desired technology (FPGA assisted, full analog solution, mixed mode).
In motor control FPGA IP the Resolver IP decode SINE/COSINE/EXCITER analog inputs to generate motor electric angle.
A linear interpolation is used to creates intermediates angle when analog signal is not valid for direct evaluation.
Since 2007 QDESYS supplied OEM with innovative and reliable solutions for embedded applications for the industrial market.
QDESYS supports customers in all phases of their development projects, from concept to system realization.
QDESYS
Verona – Italy
E-mail: info@qdesys.com
© 2007-2022 – QDESYS S/W FOR EMBEDDED SYSTEMS – ITALY – P.IVA 03651070231 | Cookies & Privacy Policy | Credits