

Product Specification

FUNCTION

Cartesian coordinates to polar coordinates transformation.

VHDL File

rectopol.vhd

Applicable Devices

Spartan 3A DSP, Spartan 6, Kintex 7, Zynq

Xilinx primitive used

DSP48A RAMB16_S18_S18

Sub modules used

atan2.vhd park.vhd

Execution time

61 clocks

Introduction

This module converts the (X, Y) Cartesian coordinates into the (M, θ) polar coordinates. The transformation is implemented using the following mathematical relation:

 $\begin{cases} \theta = \operatorname{atan2}(Y, X) \\ M = X \cos \theta + Y \sin \theta \end{cases}$

Equation 1: Cartesian to polar conversion

where:

X, Y are the Cartesian coordinate to convert M is the radial coordinate in the polar system θ is the angular coordinate in the polar system



Detailed Description

This IP core converts the (X, Y) Cartesian coordinates to the (M, θ) polar coordinates. The mathematical formula used to calculate the polar coordinates is Equation 1.

Equation 1	IP core parameter	Туре	Note
Х	argX[17:0]	SIGNED18	-
Y	argY[17:0]	SIGNED18	-
θ	resP[19:0]	UNSIGNED20	-
М	resM[16:0]	UNSIGNED17	-

The IP core uses the atan2 and the Park functions to execute the conversion. The angular coordinate θ is calculated applying the function atan2 to **argX[17:0]** and to **argY[17:0]**; M is calculated applying the function Park to **argX[17:0]**, **argY[17:0]**, and **resP[19:0]**.

The process begins when the *start* signal is set high for 1 clock cycle; the process terminates when the *finish* signal is set high for 1 clock cycle. The Cartesian coordinates to convert are the *argX[17:0]* and *argY[17:0]* SIGNED18 arguments. The output polar coordinates are the *resP[19:0]* UNSIGNED20 and the *resM[16:0]* UNSIGNED17 arguments. The first represents the θ angular coordinate; the second is the M radial coordinate. The angular coordinate *resP[19:0]* represents the normalized angle and the effective angle in degrees is:

$$\theta^{\circ} = \frac{resP[19:0]}{2^{20}} \cdot 360$$

The *doneP* flag indicates that the *resP[19:0]* data out is valid but doesn't indicate the end of the process. The *finish* signal is set high for 1 clock cycle at the end of the process and it indicates that both *resP[19:0]* and *resM[16:0]* data outputs are valid.

The *reset* signal resets the IP core and set all the outputs to 0. While reset is active (high) the *start* signal is ignored.



Product Specification

PARAMETERS

Parameter	Туре	Values	Default	Description
C_FAMILY	string	spartan3adsp spartan6 kintex7	spartan3adsp	Xilinx FPGA Family name

SIGNALS

Signal	I/O	Description
clock	IN	Clock (rising edge).
reset	IN	Reset. Active high.
start	IN	Start command. It starts the process. Active high.
argX[17:0]	IN	X Cartesian coordinate. SIGNED18.
argY[17:0]	IN	Y Cartesian coordinate. SIGNED18.
resP[19:0]	OUT	θ angular coordinate. UNSIGNED20.
resM[16:0]	OUT	M radial coordinate. UNSIGNED17.
doneP	OUT	resP[19:0] data valid. Active high. The signal is driven high for 1 clock
		cycle when the resP[19:0] data out is valid.
	OUT	End of calculation. Active high. The signal is set high for 1 clock cycle at
finish		the end of the calculation and all the outputs (resP[19:0], resM[19:0])
		are valid.



Product Specification

TIMING PERFORMANCE AND RESOURCE USAGE

This section provides data on the timing performance and resource utilization of the core. Performance has been obtained on one representative device from the Spartan-3 Generation and Spartan 6 families of FPGAs. The following tables lists the devices used for characterization.

Device Utilization

Device Utilization Summary (estimated values)								
Logic Utilization	Spartan3A DSP							
Number of Slices	278							
Number of Slice Flip Flops	314							
Number of 4 input LUTs	501							
Number of BRAMs	2							
Number of DSP48s	3							

Device Utilization Summary (estimated values)									
Logic Utilization	Spartan 6								
Number of Slice Registers	293								
Number of Slice LUTs	369								
Number of fully used LUT-FF pairs	235								
Number of Block RAM/FIFO	2								
Number of DSP48A1s	3								

Device Utilization Summary (estimated values)									
Logic Utilization	Kintex 7								
Number of Slice Registers	293								
Number of Slice LUTs	451								
Number of fully used LUT-FF pairs	235								
Number of Block RAM/FIFO	2								
Number of DSP48E1s	3								

Execution time

output	input	clock cycle ¹
finish	start	61
doneP	start	43

¹ Unless otherwise noted.

^{© 2012} QDeSys, All rights reserved. QDESYS, the QDeSys logo, are trademarks of QDeSys. All other trademarks are the property of their respective owners.



Product Specification

Timing²

In the figure below there are the timings relative to a whole start/finish cycle of calculation.

															5,136.000 hs
Name	Value	 β,900 ns	14,000 ns	14,100 ns	14,200 ns	14,300 ns	14,400 ns	14,500 ns	14,600 ns	14,700 ns	4,800 ns	14,900 ns	5,000 ns	5,100	ns 15,
Ug clock	1														
🕼 reset	0														
Ug start	0														
🕨 駴 argx[17:0]	10							10							
🕨 駴 argy[17:0]	10							10							
resp[19:0]	130990				131068				X 0 X 1045	5 2 X				130990	
Image: Second	14						0						X		
🕼 donep	0														
Ug finish	0														

Figure 1: timings of a whole start/finish cycle

The process begins on the rising edge of the clock when the *start* signal is set high; all the inputs must be stable when *start* is set high (Figure 3) and they must stay stable until the *finish* signal is set high. The signal *doneP* is set high for 1 clock cycle when *resP[19:0]* is ready (Figure 2).

Name	Value	 3,900 ns	14,000 ns	14,100 ns	14,200 ns	14,300 ns	14,400 ns	4,500 ns	14,600 ns	14,700 ns	14,800 ns	4,900 ns	6,000 ns	5,100
Ug clock	1			Innn		Innn						Innn	hunn	
Ug reset	0													
🖓 start	0													
🕨 駴 argx[17:0]	10							10						
🕨 📲 argy[17:0]	10							10						
🕨 駴 resp[19:0]	130990				131068				X 0 X 10459	52 🔨				13099
🕨 駴 resm[16:0]	14						0							
🗓 donep	0													
Up finish	0													

Figure 2: timings of **start** and **doneP** signals

Be aware that *resM[16:0]* is not ready when *doneP* is set high.

						3,975.1	67 ns		
Name	Value		13,800 ns	3,850 ns	3,900 ns	(3,950 ns	4,000 ns	4,050 ns	4,100 ns
Ug clock	1								
Ue reset	0							1	
🌆 start	0							·	
🕨 式 argx[17:0]	10		0	X					
🕨 😽 argy[17:0]	10		0	X				i	
🕨 🍓 resp[19:0]	131068							i	
🕨 📲 resm[16:0]	0	28262						í l	
🕼 donep	0							1	
🗤 finish	0							1	
								l I	

Figure 3: timings of **start** and input signals

							6,400.000 ns	
Name	Value	 6,150 ns	6,200 ns	6,250 ns	6,300 ns	6,350 ns	6,400 ns	6,450 r
U clock U reset U start ► d argx[17:0] ► d argy[17:0]	0 0 131071 131071			131071				
▶ 🧋 resp[19:0] ▶ 📲 resm[16:0] ਪਿੰa donep ਪਿੰa finish	130990 131071 0 0		14					

Figure 4: timings of **finish** and output signals

² The clock period is only chosen with the purpose to draw the waveforms.



Product Specification

The signal *finish* is set high for 1 clock cycle when the process terminates and the outputs *resP[19:0]* and *resM[16:0]* are valid. The outputs are valid until another *start* is sent to the process.

The *reset* signal, caught anytime on the rising edge of the clock, resets the core and sets the outputs to 0.



Reference Documents

- 1. Xilinx LogiCORE IP DSP48 Macro V2.1 [DS754 March 1, 2011]
- 2. Xilinx LogiCORE IP Block Memory Generator V6.1 [DS512 March 1, 2011]

Support

QDESYS provides technical support for this LogiCORE product when used as described in the product documentation.

QDESYS cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled DO NOT MODIFY.

Ordering Information

For information on pricing and availability of QDESYS modules and software, please contact info@qdesys.com

Revision History

Date	Version	Description
10/08/2011	1.0	QDeSys Initial release
22/12/2011	1.2	Added parameters for FPGA family
12/05/2012	1.3	Added Kintex 7 and Zynq support

Disclaimer

In disclosing the information contained in this document QDeSys assumes no obligation to correct any errors herein contained, or to advise you of any corrections or updates. QDeSys expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the information.

THE DOCUMENTATION IS DISCLOSED TO YOU "AS-IS" WITH NO WARRANTY OF ANY KIND. QDESYS MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DOCUMENTATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS. IN NO EVENT WILL QDESYS BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOSS OF DATA OR LOST PROFITS, ARISING FROM YOUR USE OF THE DOCUMENTATION