

**Product Specification** 

## **FUNCTION**

Sine and cosine functions.

### File

sincos.vhd

### **Applicable Devices**

Spartan 3A DSP, Spartan 6, Kintex 7, Zynq

### Xilinx primitive used

DSP48A RAMB16\_S18\_S18

## Sub modules used

bram1k18.vhd

### **Execution time**

6 clock cycles

# Introduction

The IP calculates the sine and cosine of an angle using a lookup table to speed up the calculation and doing a linear interpolation to improve the precision.





# **Detailed Description**

This module calculates the sine or cosine function depending on the selection performed by the signal *sinsel*. If *sinsel* is set high (logical 1) the <u>sine</u> function is selected, otherwise the <u>cosine</u> function is selected.

sinsel	function calculated
low (logical 0)	cos(α)
high (logical 1)	sin(α)

The input angle **angle[26:0]** UNSIGNED27 represents an high resolution fixed point angle; the Equation 1 calculates the value of **angle[26:0]** given an angle  $\alpha$  expressed in degrees.

$$angle[26:0] = \frac{2^{27} \cdot \alpha}{360}$$

Equation 1

The Equation 2 calculate the angle expressed in degrees given angle[26:0].

$$\alpha = \frac{angle[26:0]}{2^{27}} \cdot 360$$

Equation 2

The signal **resout[17:0]** SIGNED18 is the result of the calculation; in Equation 3 there is the formula to transform the **resout[17:0]** signal in the mathematical value of sine or cosine (it depends by the value of **sinsel** signal) of the angle  $\alpha$ .

$$outval = \frac{resout[17:0]}{2^{17}}$$
Equation 3

The process begins on the rising edge of the clock in which *start* goes high; the *finish* signal indicates the end of the process and the output data valid.



**Product Specification** 

### **PARAMETERS**

Parameter	Туре	Values	Default	Description
C_FAMILY	string	spartan3adsp spartan6 kintex7	spartan3adsp	Xilinx FPGA Family name

### **SIGNALS**

Signal	I/O	Description
clock	IN	Clock (rising edge).
reset	IN	Reset. Active high.
start	IN	Start sine/cosine calculation. The pulse width must be of 1 clock
Start		cycle.
sinsel	IN	Sine/cosine function selector (high= sine, low=cosine).
angle[26:0]	IN	Input angle (UNSIGEND27) expressed as $\frac{\alpha}{360} \cdot 2^{27}$ where $\alpha$ is the
01616[20:0]		angle in degrees.
rocout[17:0]	OUT	Output (SIGNED18) sine/cosine of angle. The value must be divided
		by 131072 to get the output value.
finish	OUT	End of calculation. The pulse width is 1 clock cycle.



**Product Specification** 

## TIMING PERFORMANCE AND RESOURCE USAGE

This section provides data on the timing performance and resource utilization of the core. Performance has been obtained on one representative device from the Spartan-3 Generation and Spartan 6 families of FPGAs. The following tables lists the devices used for characterization.

### **Device Utilization**

Device Utilization Summary (estimated values)					
Logic Utilization	Spartan3A DSP				
Number of Slices	54				
Number of Slice Flip Flops	71				
Number of 4 input LUTs	47				
Number of BRAMs	1				
Number of DSP48s	1				

Device Utilization Summary (estimated values)						
Logic Utilization	Spartan 6					
Number of Slice Registers	68					
Number of Slice LUTs	74					
Number of fully used LUT-FF pairs	67					
Number of Block RAM/FIFO	1					
Number of DSP48A1s	1					

Device Utilization Summary (estimated values)					
Logic Utilization	Kintex 7				
Number of Slice Registers	67				
Number of Slice LUTs	19				
Number of fully used LUT-FF pairs	14				
Number of Block RAM/FIFO	1				
Number of DSP48E1s	1				

#### **Execution time**

output	input	clock cycles <sup>1</sup>
finish	start	6

<sup>&</sup>lt;sup>1</sup> Unless otherwise noted.

<sup>© 2012</sup> QDeSys, All rights reserved. QDESYS, the QDeSys logo, are trademarks of QDeSys. All other trademarks are the property of their respective owners.



#### Timing<sup>2</sup>

In the figure below there are the timings relative to a whole start/finish cycle of calculation.



Figure 1: timings of a whole start/finish cycle

The process begins on the rising edge of the clock when the *start* signal is set high; all the inputs must be stable when the signal *start* is set high and they must stay stable until the signal *finish* is set high by the process.

							405.000 ns
Name	Value	300 ns 320 ns	340 ns	360 ns	380 ns	400	ns
Via clock	1						
🍓 start	0						
ug sinsel	1						
🕨 💑 angle[26:0]	65536	49152	·	65:	336		
# Tesout[17:0]	402	<u>301 X82220 X</u>	131070		X 65535 X		40
🍓 finish	0						

Figure 2: timings of start and input signals angle[26:0] and sinsel

The output signal *resout[17:0]* is valid when the *finish* signal goes high and stays stable until a *start* signal or a *reset* is sent to the process.

					405.000 ns					
Name	Value	 1360 ns	1380 ns	400	ns	1420 ns	440 ns	1	460 ns	480
Ug clock	1									
🇤 start	0									
🍓 sinsel	1									
🕨 😽 angle[26:0]	65536		65536			K		819	20	
resout[17:0]	402	131070	X65535 X		4(	2		502	X 49654 X	
🇤 finish	0									

Figure 3: timings for **finish** and **resout[17:0]** 

The *reset* signal, caught anytime on the rising edge of the clock, resets the core and set *resout[17:0]* to 0.

<sup>&</sup>lt;sup>2</sup> The clock period is only chosen with the purpose to draw the waveforms.



#### **Reference Documents**

- 1. Xilinx LogiCORE IP DSP48 Macro V2.1 [DS754 March 1, 2011]
- 2. Xilinx LogiCORE IP Block Memory Generator V6.1 [DS512 March 1, 2011]

### **Support**

QDESYS provides technical support for this LogiCORE product when used as described in the product documentation.

QDESYS cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled DO NOT MODIFY.

### **Ordering Information**

For information on pricing and availability of QDESYS modules and software, please contact info@qdesys.com

### **Revision History**

Date	Version	Description
14/07/2011	1.0	Initial QDeSys release
22/12/2011	1.2	Added parameters for FPGA family
12/05/2012	1.3	Added Kintex 7 and Zynq support

### Disclaimer

In disclosing the information contained in this document QDeSys assumes no obligation to correct any errors herein contained, or to advise you of any corrections or updates. QDeSys expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the information.

THE DOCUMENTATION IS DISCLOSED TO YOU "AS-IS" WITH NO WARRANTY OF ANY KIND. QDESYS MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DOCUMENTATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS. IN NO EVENT WILL QDESYS BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOSS OF DATA OR LOST PROFITS, ARISING FROM YOUR USE OF THE DOCUMENTATION